



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/773,333

02/09/2004

Hiroshi Okumura

Q77321

8920

23373 7590 03/20/2008
SUGHRUE MION, PLLC
2100 PENNSYLVANIA AVENUE, N.W.
SUITE 800
WASHINGTON, DC 20037

EXAMINER

MONDT, JOHANNES P

ART UNIT

PAPER NUMBER

3663

MAIL DATE

DELIVERY MODE

03/20/2008

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

DETAILED ACTION

Response to Amendment

1. Amendment filed 12/18/07 forms the basis for this Office Action. In said Amendment applicant substantially amended all claims through substantial amendment of independent claim 29.

Examiner apologizes for the lack of an Interview Summary on his part; the Interview Summary by Applicant's Representative is correct, the Office Action mailed 9/20/07 was Non-Final, with again apologies for Examiner's oversight.

Comments on Remarks submitted with said Amendment are included below under "Response to Arguments".

Claim Rejections - 35 USC § 112

2. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

3. ***Claims 14, 16 and 29-35*** are rejected under 35 U.S.C. 112, first paragraph, as based on a disclosure which is not enabling. A limitation narrowing the poly-interpretability of "between" to one in which "between" is measured in terms of an interval in the coordinate along the horizontal coordinate in the cross-sectional view of Figure 10, critical or essential to the practice of the invention, but not included in the claims is not enabled by the disclosure. See *In re Mayhew*, 527 F.2d 1229, 188 USPQ 356 (CCPA 1976). Specifically, the only impurity doping region supporting the limitation "wherein an impurity doping region exists between the second gate electrode

Art Unit: 3663

and the third gate electrode” as recited in the independent claim (claim 29, final two lines) is impurity doping region 105f, but only when “between” is narrowed from its *a priori* meaning of “in the time, space or interval that separates” (see Merriam-Webster’s Collegiate Dictionary, tenth Edition, p. 109) of which the recited “space” or “interval” have relevance to the instant case of an object with spatial extent, to an interval in the coordinate parallel to the upper main surface of the active layer (see Figure 10).

Therefore, it is clear that what is claimed is much broader than what is disclosed.

Moreover, the positioning of the impurity region between the space that separates the second and third electrodes would destroy the invention, because said impurity region could then not be connected to the active layer 102. In conclusion, the disclosure does not enable the claimed subject matter in an essential matter. See MPEP 2172.01.

4. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

5. **Claims 14, 16 and 29-35** are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. Specifically, because the claimed subject matter is not enabled by the disclosure, its metes and bounds are not defined, rendering the claims indefinite.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and

Art Unit: 3663

the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. **Claims 29, 16 and 34-35** are rejected under 35 U.S.C. 103(a) as being unpatentable over Prior Art as Admitted by Applicant in view Osamu Nakamura (JP 2003-017502A) (made of record by Applicant in IDS filed 6/9/05 and previously cited) and Adler et al (5,757,050) (previously cited). The following rejections are provided subject to the noted indefiniteness (see rejections under 35 U.S.C. 112, 2nd paragraph, in section 5, assuming that “between” strictly pertains to the coordinate parallel to the main upper surface of the active layer in Figure 10 of the Specification.

On claim 29: Prior Art as Admitted by Applicant teaches:

a thin film transistor substrate (page 1, Description of the Prior Art and Prior Art Figure 1) comprising:

an insulating substrate 301 (see par. [03]);

a first thin film transistor (driver transistor with gate 304 *capable* of being driven by low voltage) formed above said insulating substrate (cf. Figure 1), comprising a first active layer 302 (island-like portion to the left in Figure 1 comprising 305a; see [03]) formed above said insulating substrate, a first gate insulating film 303 (see [03]) formed on said first active layer and a first gate electrode 304 (see [03]) formed on said first gate insulating film (cf. Figure 1); and

a second thin film transistor (pixel transistor with gate 307 *capable* of being driven by high voltage) formed above said insulating substrate (cf. Figure 1), wherein said second thin film transistor comprises a second active layer 302 (island-like portion

of 302 to the right in Figure 1 comprising 305b; see [03]) formed above said insulating substrate, and a second gate insulating film 303/306 (see [03]) formed on said second active layer, a second gate electrode formed 307 (see [03]) and capable of being driven at high voltage being formed on said second gate insulating film,

wherein said second gate insulating film 303/306 comprises said first gate insulating film 303 (Figure 1) and a gate cover 306 (Figure 1 and [0005]) formed above said first gate insulating film (loc.cit and Figure 1),

wherein said second active layer has at least two impurity doping regions 305b on both sides of the channel ([0005]).

Prior Art as admitted by Applicant does not necessarily teach the further limitations

(a) said “at least two impurity doping regions” are “formed in a self-aligning manner with respect to said first gate electrode” and “so as to overlap said first gate electrode by 0.1 μm or less”;

(b) “wherein said second thin film transistor further comprises a third gate electrode driven at low voltage and formed between said second active layer and said second gate electrode with gate length shorter than that of the second gate electrode”; nor

(c) “wherein an impurity doping region exists between the second gate electrode and the third gate electrode”.

With regard to limitation (a), *the limitation “formed in a self-aligning manner with respect to said gate electrode”* only has patentable weight in the result for the final structure and constitutes a product-by-process limitation and is only of patentable

weight in as much as the method steps distinguish the final structure, and to the extent not impacting final structure are taken to be product-by-process limitations and non-limiting. A product by process claim is directed to the product per se, no matter how they are actually made. See MPEP 2113, from which it is clear that it is the patentability of the final structure of the product “gleaned” from the process steps that must be determined in a “product-by-process” claim, and not the patentability of the process. Moreover, an old or obvious product produced by a new method is not a patentable product, whether claimed in “product by process” claims or not.

In the underlying case, forming impurity doping regions in a self-aligning manner is known to strongly reduce the overlap between gate and source/drain regions.

In addition, it would have been obvious to include the limitation “*so as to overlap said first gate electrode by 0.1 μm or less*” in view of Adler et al, who teach a thin film transistor that is self-aligned (col. 2, l. 50-59) and with overlap by 0.1 μm or less (col. 8, l. 24-43). Applicant is reminded that a *prima facie* case of obviousness typically exists when the ranges as claimed overlap the ranges disclosed in the prior art or when the ranges as claimed do not overlap but are close enough such that one skilled in the art would have expected them to have the same properties. In re Peterson, 65 USPQ2d 1379 (CA FC 2003).

Furthermore, it would have been obvious to include the further limitation *ad (b) in view of Nakamura*, who, in a patent document on thin film transistors (hence analogous art) teaches the addition of a third electrode (13 or 23) between an active layer and a gate electrode (17 or 27) with gate/drain overlap so as to improve reliability and achieve

Art Unit: 3663

low OFF state current (see English abstract). *Motivation* to include the teaching by Nakamura in the Prior Art as admitted by Applicant derives from the advantage of having as low a current as possible when the device is supposed to be off.

Furthermore, gate electrode 17 or 27 by Nakamura et al has a length that exceeds the length of gate electrode 13 (see front Drawing, upper portion, and see Drawing 2, upper portion) and hence the range limitation on gate lengths is met in the Prior Art as cited. A *prima facie* case of obviousness typically exists when the ranges as claimed overlap the ranges disclosed in the prior art or when the ranges as claimed do not overlap but are close enough such that one skilled in the art would have expected them to have the same properties.

Finally, it would have been obvious to include limitation (c) as defined above, in view of Nakamura et al, who also teaches through Drawing 2 and discussion (see computerized translation made of record by examiner, especially paragraphs [0049]-[0051]), showing impurity LDD doping region 21k existing between the second gate electrode and the third electrode in as far as its coordinate parallel to the upper main surface is concerned. As is clear from Nakamura's discussion, the relative horizontal extent of said LDD doping region is a matter of design, whereby in the case of Drawing 2 the electric field in said LDD region is weakened relative to the field caused by the third gate electrode in the active layer (loc.cit.), thus reducing the hot electron effect further, which provides motivation for adopting the teaching by Nakamura through the embodiment of Drawing 2 in this regard.

On claim 16: at least one of said impurity doping regions that overlap said second gate electrode includes an LDD structure 14 (see English abstract in Nakamura), which would have been obvious to include in the prior art as admitted by Applicant because LDD regions counteract hot electron effects. *Motivation* to include the teaching on LDD structure by *Nakamura* is the avoidance of hot electron effects in the high-voltage transistor.

On claim 34: said first gate electrode 304, said second gate electrode 307 in the prior art as admitted by applicant are formed under wires which connect to said impurity doping regions 305a and 305b, respectively. Inclusion of the third gate electrode (as shown would have been obvious over Nakamura) necessarily places said gate electrode between the active layer and the second gate electrode according to claim 29 and hence places said third gate electrode also under said wires that connect to said impurity doping regions.

On claim 35: in the combined invention, said impurity doping region 21k between the second gate electrode and the third gate electrode is an LDD region (see Nakamura et al. [0049]-[0051]) (see also rejection of claim 29, in which this is also pointed out).

7. **Claim 14** is rejected under 35 U.S.C. 103(a) as being unpatentable over Prior Art as Admitted by Applicant, Nakamura and Adler et al as applied to claim 29 above, and further in view of Zhang et al (6,507,069 B1) (previously cited). As detailed above, claim 29 is unpatentable over Prior Art as admitted by Applicant in view of Nakamura and Adler et al, none of the above references, however, necessarily teaching the further limitation defined by claim 14. However, it would have been obvious to include said

Art Unit: 3663

further limitation in view of Zhang et al, who, in a patent on thin film transistors, hence analogous art, teach self-aligned thin film transistors to include LDD regions for the specific reason to reduce the OFF current (col. 2, l. 9-15). *Motivation* to include the teaching by Zhang thus derives from the obvious advantage to reduce the inherently unwanted current in the OFF state.

8. **Claim 30** is rejected under 35 U.S.C. 103(a) as being unpatentable over Prior Art as Admitted by Applicant, Nakamura and Adler et al as applied to claim 29, and further in view of Izawa et al (5,053,849) (previously cited).

As detailed above, claim 29 is unpatentable in view of Prior Art as Admitted by Applicant, in view of Nakamura and Adler et al. None of these references necessarily teach the further limitation defined by claim 30. *However, it would have been obvious to include the further limitation in view of Izawa et al*, who, in a patent on overlapping gate/drain gate structures (see title), hence analogous art, teach the overlap to be about 0.2 μm (col. 13, l. 53-66), which overlaps the range as claimed. A *prima facie* case of obviousness typically exists when the ranges of a claimed composition overlap the ranges disclosed in the prior art or when the ranges of a claimed composition do not overlap but are close enough such that one skilled in the art would have expected them to have the same properties. In re Peterson, 65 USPQ2d 1379 (CA FC 2003).

9. **Claims 31-32** are rejected under 35 U.S.C. 103(a) as being unpatentable over Prior Art as Admitted by Applicant, Nakamura and Adler et al as applied to claim 29, in further view of Numasawa et al (6,048,795) (previously cited). As detailed above, claim 29 is unpatentable over Prior Art as Admitted by Applicant, in view of Nakamura and

Adler et al. None of these reference necessarily teach the further limitation defined by claim 31. *However, it would have been obvious to include the further limitation ad (c) in view of Numasawa et al*, who, in a patent on gate electrodes formed in a self-alignment process step with source and drain regions (see Figure 2E and col. 1, l. 17-52), hence analogous art, teach the gate electrode to comprise a two –layer structure including a semiconductor layer 13 (hence claim 32 is also met) and a metal layer 14 (col. 3, l. 25 – col. 4, l. 58). *Motivation* to include the teaching by Numasawa et al in the invention of the Prior Art derives from the advantage of increased electric conductivity of the gate electrode without having to give up the convenience of the self-alignment process step in creating source and drain regions with the gate as mask (col. 1, l. 16-30).

10. **Claim 33** is rejected under 35 U.S.C. 103(a) as being unpatentable over Prior Art as Admitted by Applicant, Nakamura and Adler et al as applied to claim 29 above, and further in view of Suzawa et al (5,914,498) (previously cited).

As detailed above, claim 29 is unpatentable over Prior Art as Admitted by Applicant, in view of Nakamura and Adler et al. None of these references necessarily teach:

(A) the further limitation that said third gate electrode is formed of the same material as said first gate electrode; nor the further limitation;

(B) that said third gate electrode has the same thickness as said first gate electrode. *However, it would have been obvious to include the limitations (A) and (B) in view of Suzawa et al*, who teach gate electrodes displaced substantially laterally from each other to be made of the same material (aluminum 105/106: Figure 1A and col. 5, l. 20-27) and to have the same thickness (as witnessed by the reference to the thickness of

the gate electrodes: see col. 14, l. 68 and col. 15, l. 1). Applicant is reminded in this regard that it has been held that mere selection of known materials generally understood to be suitable to make a device, the selection of the particular material being on the basis of suitability for the intended use, would be entirely obvious. In re Leshin 125 USPQ 416; and, furthermore, that a *prima facie* case of obviousness typically exists when the ranges of a claimed composition overlap the ranges disclosed in the prior art or when the ranges of a claimed composition do not overlap but are close enough such that one skilled in the art would have expected them to have the same properties. See MPEP 2144.05[R-5].

Response to Arguments

11. Applicant's arguments submitted with the Amendment filed 12/18/07 have been fully considered but they are not persuasive, with the exception of section II, for which examiner apologizes (see also above under "Response to Amendment").

Counter to Applicant's characterization of the Amendment (page 9 of Remarks), said Amendment is substantial, because the limitation "wherein an impurity doping region exists between the second gate electrode and the third electrode", now included in the independent claim 29, is new and is, in its broadness, not supported by an enabling disclosure, with reference to the explanation in the rejection under 35 U.S.C. 112, first paragraph, see section 3. Its metes and bounds are thus also not defined, rendering the claims indefinite under 35 U.S.C. 112, second paragraph. Furthermore, as explained in the art rejections under 35 U.S.C. 103(a), Drawing 2 and discussion in Nakamura explicitly teach an embodiment wherein the limitation is met for an LDD

region 21k in the only manner in which the disclosure is enabling (see computerized translation made of record previously by the examiner and the rejection in section 6 overleaf).

Therefore, the claims, both substantially amended and newly added, stand rejected over the same art as applied previously.

Conclusion

12. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to JOHANNES P. MONDT whose telephone number is (571)272-1919. The examiner can normally be reached on 8:00 - 18:00.

Art Unit: 3663

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jack W. Keith can be reached on 571-272-6878. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Johannes P Mondt/
Primary Examiner, Art Unit 3663